


Ramulator 2.0 Based Hammering Effect Simulation for M3D DRAM

Zixuan Pan, Keshav Govindarajan | Mentor: Faaïq Waqar | Faculty Advisor: Dr. Shimeng Yu

School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta GA, 30332, USA



Introduction

- Monolithic 3D (M3D) DRAM enables ultra-dense vertical integration, but introduces new **inter-layer RowHammer** and **Floating-Body-Effect (FBE)-amplified Bit Line (BL) hammer** vulnerabilities[1,3,4,5].
- We extend **Ramulator 2.0**[6] with a 3D/subarray-aware controller to accurately model these emerging threats.
- Our model quantifies a **2.75x expanded attack surface** in M3D DRAM compared to traditional 2D designs.
- We further identify efficient mitigation strategies to enable secure, high-density M3D memory design.




Fig.1: DRAM Organization and Hierarchical Structure from Rank to 3D Cell

Background

- M3D DRAM:** Stacks layers vertically via BEOL → higher density & lower power vs 2D[2].
- RowHammer:** Aggressor row activations cause adjacent bit flips. M3D adds vertical inter-layer attacks.
- BL Hammer:** Frequent bitline toggling triggers bit flips via floating body effect (FBE)[3].




Fig.2: Visualization of (a) Intra-layer and Inter-layer Row Hammer, (b) BL Hammer in M3D DRAM

Implementation

1. 3D Address Decomposition





Fig.3: Visualization of Bit Position Partitioning in M3D DRAM Addressing

2. 3D RowHammer Victim Identification



Algorithm 2 3D Victim Identification

Require: Aggressor address (C, R, L, B, r, c)
 Ensure: Victim set V

```

1:  $V \leftarrow \emptyset$ 
2: if  $r - 1 \geq 0$  and same subarray then
3:    $V \leftarrow V \cup (C, R, L, B, r - 1, c)$ 
4: end if
5: if  $r + 1 < \maxRow$  and same subarray then
6:    $V \leftarrow V \cup (C, R, L, B, r + 1, c)$ 
7: end if
8: if  $L - 1 \geq 0$  then
9:    $V \leftarrow V \cup (C, R, L - 1, B, r, c)$ 
10: end if
11: if  $L + 1 < \maxLayer$  then
12:    $V \leftarrow V \cup (C, R, L + 1, B, r, c)$ 
13: end if
14: if  $c - 1 \geq 0$  then
15:    $V \leftarrow V \cup (C, R, L, B, r, c - 1)$ 
16: end if
17: if  $c + 1 < \maxCol$  then
18:    $V \leftarrow V \cup (C, R, L, B, r, c + 1)$ 
19: end if
20: Return  $V$ 
    
```

Fig.4: (Top) Visualization of Attacker and Victim Rows in Intra/Inter-Layer RowHammer. (C, R, L, B, r, c) specifies the physical location of each DRAM cell in the 3D array.

Fig. 5: (Left) Pseudocode for Constructing Victim Set V from Aggressor Address

3. Time-Window-Based Per-Row Activation Counting and Hammer Detection




Fig.6: Flowchart of the sliding time window mechanism for RowHammer aggressor detection

Results

- Expanded attack surface in M3D DRAM by **2.75 times** compared to 2D DRAM.




Fig.7: 2D vs. 3D Rowhammer Count




Fig.8: Flowchart of the subarray refresh logic

- Reducing subarray size from 1024 to 128 cells per bitline cuts the mitigation overhead by about **12 times**.




Fig.9: Subarray Refresh Overhead vs Subarray size

Conclusions

- M3D vertical integration expands the RowHammer attack surface by **2.75 times**.
- Ramulator 2.0** is reusable for evaluating future M3D mitigation proposals.

Future Work

- Investigate the quantitative relationship between e.g., number of stacked layers, subarray size, refresh interval and RowHammer vulnerability.
- Validate M3D Rowhammer characterization with real silicon chips.
- Extend mitigation strategies to composite attacks and optimize the mitigation for system-level deployment in real-world workloads[7].

References

[1] O. Mutlu and J. S. Kim, "RowHammer: A retrospective," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 8, pp. 1555–1571, 2020.
 [2] P.-K. Hsu, S. Cho, J. Sharda, H. Park, S. Datta, and S. Yu, "Monolithic 3d stackable dram design with beol-compatible oxide channel access transistor," in 2025 IEEE International Memory Workshop (IMW). IEEE, 2025, pp. 1–4.
 [3] S. Cho, P.-K. Hsu, K. Lee, J. Sharda, S. Datta, and S. Yu, "Row hammer effect and floating body effect of monolithic 3d stackable 1t1c dram," arXiv preprint arXiv:2511.00638, 2025.
 [4] Y. Liu, D. Wang, P. Ren, R. Wang, Z. Ji, and R. Huang, "Bit line hammering in si-based vct dram: A new security challenge and its mitigation," IEEE Electron Device Letters, 2025.
 [5] I. E. Yuksel, A. Olgun, N. Bostanci, H. Luo, A. G. Yaglikci, and O. Mutlu, "Column disturb: Understanding column-based read disturbance in real dram chips and implications for future systems," in Proceedings of the 58th IEEE/ACM International Symposium on Microarchitecture, 2025, pp. 975–994.
 [6] H. Luo, Y. C. Tuğrul, F. N. Bostanci, A. Olgun, A. G. Yağlıkcı, and O. Mutlu, "Ramulator 2.0: A modern, modular, and extensible dram simulator," IEEE Computer Architecture Letters, vol. 23, no. 1, pp. 112–116, 2023.
 [7] O. Mutlu, A. Olgun, and A. G. Yaglikci, "Fundamentally understanding and solving RowHammer," in 2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC), 2023.